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Abstract
A configurable trigger scaler and delay NIM module has been designed to equip
nuclear physics experiments and lab teaching classes. It is configurable through
a Graphical User Interface (GUI) and provides a large number of possible trig-
ger conditions without any Hardware Description Language (HDL) required
knowledge. The design, performances and typical applications are presented.
1. Introduction
For small nuclear experiments or for teaching in lab classes, it is often nec-
essary to be able to quickly setup an instrumentation bench. The setup usually
features logic modules (discriminators, AND gates, OR gates, ...) and delay
modules for trigger building as well as scalers. Therefore, as a generic build-
ing block, a User Configurable Trigger scaler and delay NIM Module (UCTM)
has been designed with the objective of being usable by physicists or students
having no particular knowledge in any Hardware Description Language (HDL).
The module, which has eight analog inputs, can provide four configurable digital
outputs. The solution is composed of two interdependent parts. The first part
is a configurable electronics board relying on a FPGA for the digital functions.
Fig. 1 shows a picture of the electronics board inserted in the module (left hand
side) and of the front panel (right hand side).
The second part is a Graphical User Interface (GUI) allowing scalers readout
and easy trigger/delay configuration. The trigger equations, while permitting
any combinatorial operation (with up to ten operands), are directly entered in
the GUI before usage. Trigger equation examples can be seen in fig. 2.
At each run start up, the equations are used to compute each output truth
table which are loaded in the FPGA memory blocks. Note that consequently the
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Figure 1: Picture of the electronic board inserted in the module (left hand side) and of the
front panel (right hand side)
FPGA firmware is never modified, so there is no need for synthesis and placer-
router tools to configure the board, thus avoiding any tool licensing issue.
This paper is organized as follows: section 2 presents the hardware design,
section 3 describes the FPGA contents. The control and readout software is pre-
sented in section 4. Eventually, two typical example applications are described
in section 5 and a short summary is given in section 6.
2. Hardware development
The descriptive block diagram of the electronics is shown in fig. 3. Each
one of the eight inputs feeds a fast comparator whose threshold is set by a 12
bit DAC. The tuning range lies between -1V and 0V and has a step resolu-
tion of 60µV. The outputs of the comparators feed the FPGA which hosts the
triggering, the delaying/shaping functionality and the counters. Note that the
chosen FPGA (Xilinx XC3S50PQ208) contains sufficient amount of user logic
and memory block to fulfill the functional requirement (details in section 3).
The electronics provide 4 duplicated trigger outputs and one “run” output
in the still widely used NIM standard. The latter indicates when the scalers
are counting. Each input/output is associated with a LED to inform visually
whether it is toggling or not. Two more LEDs are used to indicate the “run”
status and the dead time.
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Figure 2: Screen capture of the GUI. The upper panel is divided in three parts. On its l.h.s
appears the input scalers, the threshold tuning and their user selectable labels. The middle
part is used to select the duplication/routing and to enter the delaying/shaping settings.
Finally, on its r.h.s 8 trigger equations, using 1 up to 10 operands, can be entered with their
associated label and activity counters. The lower part of the panel contains the acquisition
and the counter controls.
A USB micro-controller is used to communicate with the FPGA and DAC,
and thus to perform slow control and readout. The micro-controller, which is
soft loaded at startup, is also used to configure the FPGA. This feature makes
unnecessary for the electronics to hold a FPGA dedicated configuration memory
and allows easy firmware upgrade.
The TTL to NIM conversion is done with a discrete circuit shown fig. 4. It
uses Ultra High Frequency (UHF) transistors to achieve the minimal possible
propagation time (about 2.8 ns). The chosen input resistor is high enough to
allow proper operation of the FPGA output (low output pad current draw)
and the resistors ratio is chosen to be compatible with a 3.3V TTL standard
(LVTTL).
3. FPGA firmware description
In the diagram shown in fig. 5, the main firmware parts are depicted, i.e.
the input synchronization registers, the duplication block, the delay/shaping
block and the logic block. The LED controllers and the USB micro-controller
interface used to configure the blocks are not shown.
Each input is used to supply a synchronization register on one side and a 24
bit counter on the other side. The trigger path, from synchronization to output
is clocked at 100MHz. This clocking eases the FPGA design implementation,
but induces an added jitter of 10 ns.
The “duplication block”, which is equivalent to a fanout buffer, uses eight
inputs and can provide up to ten signals to the following blocks. It is used
to replicate a chosen input a preprogrammed number of times. This function
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Figure 3: Descriptive block diagram of the electronics. Each one of the eight inputs feeds
a fast comparator having a tunable threshold. The outputs of the comparators feed the
FPGA which hosts the triggering, the delaying/shaping functionality and the counters. The
electronics provide 4 duplicated trigger outputs and one “run” output in the NIM standard.
LEDs are used to provide visual information about: input/output activity, dead time and
running mode. A USB micro-controller is used four communication and FPGA configuration.
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Figure 4: Schematic of the LVTTL to NIM converter, using UHF transistors to achieve the
minimal possible propagation time (about 2.8 ns).
is achieved by using the concatenated input signals as an eight bit address
which points to a ten bit word containing the duplication result. This 28 × 10
bits duplication matrix is computed beforehand for all input combination to
eventually associate each address bit to one or several data output.
The “delay/shaping” block is used to delay the signal from 0 to 213-1 clock
cycles and to adjust its width within a range of 1 to 213-1 clock cycles. This
function is performed by two adjustable monostables (one for delaying and one
for width adjustment). Provided that the input signal edge is used as the refer-
ence time to perform the delaying and shaping, a signal width can be reduced
as well as enlarged. Any new input pulse received by a delaying/shaping block
while the previous processing is still in progress is ignored. Consequently, a
dead time signal is provided at the block output and used to flash a dead time
LED whenever any of the channel is busy.
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Figure 5: Diagram of the FPGA content. The main firmware part are depicted, i.e. the input
synchronization registers, the duplication block, the delay/shaping block and the logic block.
The LED controllers and the USB micro-controller interface used to configure the blocks are
not shown. The trigger path is synchronous and clocked at 100MHz.
input vector address output vector
0 0 0 0
0 1 1 1
1 0 2 1
1 1 3 1
Table 1: Example usage of a four words deep memory block to implement an OR gate. By
conveniently preloading the memory content and by using the 2 input bit as address, the data
output reflects the expected behavior.
The last and most important block of the firmware is the “logic block” which
behaves in a similar way as a Look Up Table (LUT) in any FPGA. Similarly
to the “duplication block”, the “logic block” is preloaded with a truth table
giving the expected output vector as a function of the input vector. The input
vector, composed of the “delay/shaping block” output is used for the memory
address and the memory data is used as the output vector. Hence, each memory
output bit is a function of up to ten inputs (or operands) and the latency of this
block is independent of the trigger equation complexity. In a simplified example
shown in table 1, a four words deep memory block is used to implement a two
inputs OR gate. The memory block data output directly reflects the expected
behavior when using the two input bit as the address vector and by conveniently
preloading the memory content with the OR gate truth table.
The trigger output rates are monitored by 24 bit counters. Out of the
eight trigger outputs, only four are actually routed outside of the FPGA, the
remaining four are feeding the internal counters only.
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The input and output counters are directly using their inputs as clock signal,
thus they can monitor rates higher than the system clock, i.e 100MHz. All
activity counters can be free running or gated by a duration timer which can
be adjusted with a step resolution of 1ms from 0 (not used) to 232-1 (about 50
days).
The minimal propagation latency in the FPGA (delays set to zero) due to
this design is four clock cycles, which is equivalent to 40 ns. Accounting for
all the electronics delays, i.e. fast comparator, FPGA input/output delays and
TTL to LVTTL NIM conversion, the total minimal board latency is less than
70 ns.
4. Readout and control software
The readout and control software, which is written in C++, is composed
of two layers: the Application Programming Interface (API) and the Graphical
User Interface (GUI). The API is using open source software drivers to control
the USB port [1, 2]. Aside from providing the basic functionality for accessing
the electronics memory map, it also provides the trigger equation parser, the
truth table and duplication matrix generators.
The main building block of the API is the equation interpreter and com-
puter. It is designed to interpret equations with up to ten operands and to
manage all the basic binary operators, such as AND, OR, XOR (exclusive OR),
XNOR (complemented exclusive OR), NOR and NAND, as well as the unary
operators: NOT() and SUP(). SUP() is the multiplicity operator, accepting a
list of operands and the target multiplicity number. Trigger equation examples
can be seen in fig. 2.
The logic calculator operates in two steps. At first, before usage, the formula
string is checked for syntax errors and in a second time it is evaluated against an
input vector. As depicted in fig. 6, the calculator parses the equation and uses
recursive calls to decompose further and further the equation string in substrings
until it can finally return either an operand value or a basic operation result
(unary or binary). The truth table of each trigger equation is built by feeding
all possible input vector values to the logic interpreter. For each identical input
condition, the eight computed trigger results are concatenated in a single byte
to form the data to be stored in the memory block.
To ease the electronics usage, efforts were made to design an intuitive GUI
[3], shown in fig. 2. The upper part of the panel is divided in three zones. On
its l.h.s appears the input scalers, the threshold tuning and their user selectable
labels. The middle part is used to select the duplication/routing and to enter
the delaying/shaping settings. Finally, on its r.h.s eight trigger equations, using
one up to ten operands, can be entered with their associated labels and activity
counters. The lower part of the panel contains the acquisition and the counter
controls.
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Figure 6: Algorithmic view of the logic equation interpreter and computer. The function uses
recursive call to decompose further and further the equation string in substring until it can
finally return either an operand value or a basic operation result (unary or binary).
4.1. Module configuration methodology
To use this trigger module, the user should configure the following elements
through the GUI (from the left to the right of the panel shown fig. 2) :
1. Set the threshold value for each used input. Optionally, each of these
input channels can be associated with a text label.
2. Choose the input channel number that should be used by each delay-
ing/shaping element in the “channel to copy” fields of the GUI. This cor-
responds to the replication or rerouting part of the module.
3. Adjust the delaying and shaping values for each signal. Each value can be
set with a precision of 20 ns .
4. Enter logic equations (up to eight), optionally each equation can be la-
beled. The operands used in the equations are the output of the delay-
ing/shaping elements (named from i0 to i9). While each equation output
is associated to an activity counter, only the first four (named S0 to S3)
are connected to an output. As detailed in section 4, any combinatorial
equation can be entered. Trigger equation examples can be seen in fig. 2.
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Additionally, for selecting whether activity rate are presented instead of
absolute counts, a periodic reset (every second) of the counters can be requested
by checking the checkbox located at the bottom left of the panel,
Finally, the last setting is to choose before starting a run whether the count-
ing and trigger generation must be free running or set to last only for a prede-
fined amount a time.
5. Example applications
As an illustration of the capabilities of the developed unit, we describe the
utilization of the board for two simple lab experiments.
5.1. Measurement of the muon lifetime
The goal of this lab experiment is to measure the lifetime of the muon particle
using cosmic muons from atmospheric shower [4]. The detector (see fig. 7) is
made of a simple tank filled with water having its inner surface covered with
Tyvek®[5]. A photomultiplier tube (PMT) is placed at the top of the tank
with its window immersed in the water. Muons crossing the tank produce
Cerenkov light which is reflected by the Tyvek® lining and is then detected
by the PMT. Due to ionization, muons are loosing energy in the water and the
muons stopped in the tank are decaying in an electron and two neutrinos. The
electron is typically produced with a velocity above the Cerenkov threshold and
therefore also produces Cerenkov light. Consequently the expected signal from
a muon decaying in the tank is a succession of two Cerenkov pulses. In this
experiment, the methodology used is to trigger on such events and to digitize
the corresponding signal using a data acquisition board or a digital oscilloscope.
The time interval between the two pulses is then measured off line. The classical
way of generating this trigger signal is to use several electronics NIM units (see
fig. 7):
• A leading edge discriminator to detect the Cerenkov pulse, the output is
a logic gate (A),
• A timer unit to produce a 30µs width gate (B) trigged by (A),
• A logic unit to trigger on the coincidences between (A) and (B),
• A scaler unit to count the number of coincidences.
The trigger unit presented in this paper can be used to replace all the above
NIM units. Fig. 8 shows the configuration enter in the GUI to perform this
measurement. The PMT anode is connected to the input 0 of the board. The
threshold value is chosen as -25mV to have a good detection efficiency. The
logic signal is duplicated to form one short pulse having a width of 20 ns and a
large pulse of 30µs delayed by 100 ns to avoid auto coincidence. The equation
(S1) is a logical AND between the two pulses. The corresponding output is
connected to the digital oscilloscope to trigger the acquisition.
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Figure 7: Sketch of the lab experiment used to estimate the lifetime of cosmic muons in water.
See text for details.
5.2. Measurement of the atmospheric muon flux
To measure the flux of cosmic ray muons in the lab, we use a set of three
plastic scintillator paddles placed one below the other (see fig. 9). Each paddle
is optically connected to a PMT with a light guide. The use of three plastic
detectors allows the simultaneous measurement of four independent quantities
that are the number of coincidences occurring during a counting time T and
corresponding to the following:
• N12: coincidences between paddles 1 and 2,
• N13: coincidences between paddles 1 and 3,
• N23: coincidences between paddles 2 and 3,
• N123: coincidences between paddles 1, 2 and 3.
These four measurements can be used to estimate the four unknown quantities
ǫ1, ǫ2, ǫ3 and φ where ǫi is the detection efficiency for the channel i and φ is the
muon flux. They are related to the measurement by the equations:
Nij = TφAijǫiǫj
for i 6= j and
N123 = TφA13ǫ1ǫ2ǫ3
where Aij are the geometric acceptances for the paddles ij that can be easily
computed using Monte Carlo integration.
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Figure 8: Screen capture of the GUI configured to run the muon lifetime experiment.
Using standard NIM electronics, the measurement of the four quantities N12,
N13, N23 and N123 typically requires a four channel discriminator unit, a four
channels coincidence unit and a four channels scaler (see fig. 9). Fig. 10 shows
the GUI configuration to perform the same measurement with the UCTM unit.
In this example, the three PMT anodes are connected to the first three input
channels of the unit. A threshold of -20mV is used for the discriminator. The
discriminator outputs are not delayed and have a fixed width of 50ns. Finally,
the four equations (S0-S3) are used to build the different coincidence signals
which are connected to the N12, N13, N23 and N123 labeled counters.
muon
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2&3
1&2&3
Quad 
coincidence unit
Quad discriminator 
unit (width=20 ns)
PMT
Quad scaler and 
presetable 
counter/timer unit
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PMT
2
3
Scintillator pad
Figure 9: Sketch of the lab experiment used to estimate the cosmic muon flux. See text for
details.
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Figure 10: Screen capture of the GUI configured to measure the atmospheric muon flux.
6. Summary
A configurable trigger scaler and delay NIM module has been designed to
equip nuclear physics experiments and lab teaching class. It is configurable
through a Graphical User Interface (GUI) and provides a large number of pos-
sible trigger conditions without any Hardware Description Language (HDL)
knowledge.
The module has eight discriminator inputs with individually configurable
thresholds. The discriminated version of the inputs can be logically duplicated
and used in trigger equations that are entered as plain string in the control
and readout GUI. Out of the eight possible trigger equations, four are used as
duplicated trigger outputs in the NIM standard. Scalers are available on each
input and output.
Possible future work includes: upgrading the FPGA to a faster and up to
date version in order to gain in latency and to reduce the jitter. Also with newer
FPGA, it will be possible to implement Time to Digital Conversion (TDC) func-
tions. Moreover dead time and live time counters will be added for each logical
equation. The possibility to manage positive inputs and to feature windowed
discriminators is also envisioned. Finally, for long term usage, it may also be
desirable to be able to pre-configure a board for a given functionality in order
to permanently replace a NIM module. A LCD display would then be added on
the front panel to report the module number and configuration file used.
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